ABCelectronique : portail d'information dans le domaine de l'électronique
 
 
Numéro de sérieDAC9881
CategorieData Conversion => DAC (Digital to Analog Converters) => >14 bit => 17 bit
Description18-Bit, Single Channel, Low Noise, Voltage Output Digital-To-Analog Converter
The DAC9881 is an 18-bit, single-channel, voltage-output digital-to-analog converter (DAC). It features 18-bit monotonicity, excellent linearity, very low-noise, and fast settling time. The on-chip precision output amplifier allows rail-to-rail output swing to be achieved over the full supply range of 2.7V to 5.5V.

The device supports a standard SPI serial interface capable of operating with input data clock frequencies up to 50MHz. The DAC9881 requires an external reference voltage to set the output range of the DAC channel. A programmable power-on reset circuit is also incorporated into the device to ensure that the DAC output powers up at zero-scale or midscale, and remains there until a valid write command.
SociétéTexas Instruments, Inc.
DatasheetTélécharger DAC9881 datasheet
 
 
  • Description courte

  • FEATURES

    18-Bit Monotonic Over Temperature Range Relative Accuracy: ±2LSB Max Low-Noise: 24nV/Hz Fast Settling: 5µs On-Chip Output Buffer Amplifier with Rail-to-Rail Operation Single Power Supply: to +5.5V DAC Loading Control Selectable Power-On Reset to Zero-Scale or Midscale Power-Down Mode Unipolar Straight Binary or Twos Complement Input Mode Fast SPITM Interface with Schmitt-Triggered Inputs: 50MHz, 1.8V/3V/5V Logic Small Package: × 4mm

    DESCRIPTION

    The an 18-bit, single-channel, voltage-output digital-to-analog converter (DAC). It features 18-bit monotonicity, excellent linearity, very low-noise, and fast settling time. The on-chip precision output amplifier allows rail-to-rail output swing to be achieved over the full supply range to 5.5V. The device supports a standard SPI serial interface capable of operating with input data clock frequencies to 50MHz. The DAC9881 requires an external reference voltage to set the output range of the DAC channel. A programmable power-on reset circuit is also incorporated into the device to ensure that the DAC output powers up at zero-scale or midscale, and remains there until a valid write command. Additionally, the DAC9881 has the capability to function in either unipolar straight binary or twos complement mode. The DAC9881 provides low-power operation. To further save energy, power-down mode can be achieved by accessing the PDN pin, thereby reducing the current consumption at 5V. Power consumption at 5V, reducing 125µW in power-down mode. The DAC9881 is available 4mm QFN-24 package with a specified temperature range to +105°C.

    DGND IOVDD AGND AVDD VREFH-S VREFH-F
    APPLICATIONS
    Automatic Test Equipment Precision Instrumentation Industrial Control Data Acquisition Systems
    NOTE: (1) RFB = 5kW for gain = 1, RFB = 10kW for gain = 2. LDAC VREFL-S VREFL-F

    Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. SPI, QSPI are trademarks of Motorola, Inc. MICROWIRE is a trademark of National Semiconductor. All other trademarks are the property of their respective owners.

    PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of the Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

    This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage. ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

    RELATIVE ACCURACY (LSB) ±3 ±2 DIFFERENTIAL NONLINEARITY (LSB) ­1/+2 ±1 PACKAGELEAD QFN-24 PACKAGE DESIGNATOR RGE SPECIFIED TEMPERATURE RANGE to +105°C PACKAGE MARKING DAC9881 DAC9881B

    For the most current package and ordering information, see the Package Option Addendum at the end of this data sheet, or see the TI website at www.ti.com.

    Over operating free-air temperature range (unless otherwise noted).

    PARAMETER AVDD to AGND IOVDD to DGND Digital input voltage to DGND VOUT to AGND Operating temperature range Storage temperature range Maximum junction temperature (TJ max) Thermal impedance (JA) ESD ratings (1) Human body model (HBM) Charged device model (CDM) ­0.3 to IOVDD ­0.3 to AVDD ­65 to UNIT °C °C/W V

    Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to absolute maximum conditions for extended periods may affect device reliability.

    Submit Documentation Feedback Product Folder Link(s): DAC9881

    All specifications TA = TMIN to TMAX, AVDD to +5.5V, IOVDD to +5.5V, VREFH = 5V, VREFL = 0V, and gain = 1X mode, unless otherwise noted.

    DAC9881 PARAMETER ACCURACY (1) Measured by line passing through codes 2048 and 260096 Measured by line passing through codes 2048 and = +25°C, code = 2048 TMIN to TMAX, code = 2048 Code = +25°C, measured by line passing through codes 2048 and 260096

    Monotonicity Zero-scale error Zero-scale drift (2) Gain error Gain temperature drift PSRR (2) ANALOG OUTPUT (2) Voltage output (3) Output voltage drift vs time Output current (4) Maximum load capacitance Short-circuit current REFERENCE INPUT (2) VREFH input voltage range VREFH input capacitance VREFH input impedance VREFL input voltage range VREFL input capacitance VREFL input impedance DYNAMIC PERFORMANCE (2) Settling time Slew rate To ±0.003% FS, = 50pF, code to 3C000h From to +5V VREFH = 5V, gain = 1X mode VREFH = 2.5V, gain = 1X mode Code change glitch Code to 1FFFFh VREFH = 1.25V, gain = 1X mode VREFH = 2.5V, gain = 2X mode VREFH = 1.25V, gain = 2X mode Digital feedthrough Output noise voltage density Output noise voltage CS = high, fSCLK to 100kHz, full-scale output Gain = 1 Gain = 2 AVDD = +5.5V Device operating for 500 hours at +25°C Device operating for 1000 hours at +25°C

    Measured by line passing through codes 2048 and 260096 VOUT = full-scale, AVDD ±10% 0

    DAC output range = 19µV. Ensured by design. Not production tested. The output from the VOUT pin = [(VREFH VREFL)/262144] × CODE × Buffer GAIN + VREFL. The maximum range of VOUT 0V to AVDD. The full-scale of the output must be less than AVDD; otherwise, output saturation occurs. Refer to Figure 26, Figure 27, and Figure 28 for details.